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 
Abstract—This letter analyzes the scaling property of nanowire 
(NW) phase change memory (PCM) using analytic and numerical 
methods. The scaling scenarios of the three widely-used NW PCM 
operation schemes (constant electric field, voltage, and current) 
are studied and compared. It is shown that if the device size is 
downscaled by a factor of 1/k (k>1), the operation energy (current) 
will be reduced by more than k3 (k) times, and the operation speed 
will be increased by k2 times. It is also shown that more than 90% 
of operation energy is wasted as thermal flux into substrate and 
electrodes. We predict that, if the wasted thermal flux is effectively 
reduced by heat confinement technologies, the energy consumed 
per RESET operation can be decreased from about 1 pJ to less 
than 100 fJ. It is shown that reducing NW aspect ratio (AR) helps 
decreasing PCM energy consumption. It is revealed that cross-cell 
thermal proximity disturbance is counter-intuitively alleviated by 
scaling, leading to a desirable scaling scenario.  
 
Index Terms—Phase change memory, nanowire, device scaling, 
RESET current and energy, electro-thermal transport.  
 
I. INTRODUCTION 
HE non-volatile phase change memory (PCM) is promising 
to replace the flash memory [1]-[2]. As an alternative of the 
most popular thin film PCM, the novel nanowire (NW) and 
NW-like pore-shaped PCM researches are gaining momentum 
in recent years [3]-[9]. However, in these emerging researches, 
the NW radius, length, aspect ratio (AR), and operation scheme, 
which all exert significant impacts on device performance, are 
chosen largely at will and exhibit very large variance. To better 
understand and harness these influencing factors, and thereby to 
take advantage of the superior scalability of PCM technology, 
we present a unified scaling analysis of NW PCM performance 
by using both analytic and numerical methods. Our analysis 
reveals the promising scaling scenario by presenting the scaling 
laws of the crucial physical quantities which determine the PCM 
device performance. This work is inspired by the temperature 
scaling analysis in reference [10]. Our focus here is the diffusive 
transport region, in which the device dimension (tens of nm) is 
much larger than carrier mean free path lMFP (lMFP<1 nm [11]). 
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 c (J/m3K) κ (W/mK) ρ (Ω⋅m) 
GST 1.30×106 0.46 4.16×10-4 
SiO2 1.94×10
6 1.40 1×1016 
Pt 2.84×106 71.6 1×10-7 
 
Rth 20 m
2K/GW GST 
rsub 400 nm Tm 905 K 
lPt 200 nm L 1.121 GJ/m
3 
 
Fig. 1. Schematic NW PCM geometry (left) and default parameters used in the 
simulation (right) – specific heat capacity c, thermal conductivity κ, electrical 
resistivity ρ, Ge2Sb2Te5 (GST) melting point Tm, GST latent heat L, and thermal 
boundary resistance Rth at GST-Pt interface and GST-SiO2 interface. 
 
II. ANALYTIC SCALING ANALYSIS 
NW PCM research is still at its early stage and the device 
operation schemes are diverse. To perform the RESET 
operations, the existing NW PCM work use either constant 
current [4]-[6] or constant voltage [7]-[9] pulses. Also, it was 
shown that the threshold switching of SET operations exhibit 
constant field scaling [6]-[7]. In this section, we will provide a 
general analysis and comparison of the scaling behaviors in the 
constant electric field, voltage and current operation schemes. 
In the cylindrical coordinate as shown in Fig. 1, the governing 
equations of electro-thermal transport in NW PCM before and 
after isotropic scaling are 
ρJ′ = E′ = -∇′V′= -∇V α = E α = ρJ α                   (1) 
c ∂tT - κ r
-1
 ∂r(r∂rT) - κ ∂zzT  - ρJ
2
 
= c ∂t′T β - κ r′
-1
 ∂r′(r′∂r′T)/k
2
 - κ ∂z′z′T/k
2
  - ρJ ′2/α2   (2) 
where r′=r/k, z′=z/k (k>1), t′=tβ. α is determined by how the 
electric field behaves with scaling in Eq. (1). β is chosen to keep 
Eq. (2) invariant after scaling. Here, we use the variables 
without (with) prime to denote quantities before (after) scaling. 
The meanings of the symbols are listed in Fig. 1 and Tab. I. We 
observe that: (i) If electric field is kept constant in scaling 
(E′=E), Eq. (1) requires α=1 and V′=V/k; Eq. (2) is invariant if 
T ′=T/k2 and β=1/k2. As typical pulse duration is long enough for 
temperature to reach its steady state, making the pulse width 
longer than t′=t/k2 will not increase the temperature beyond 
T ′=T/k2 and the PCM cell can never be switched to the RESET 
state. (ii) If voltage is kept constant in scaling (V′=V), Eq. (1) 
requires α=k; Eq. (2) is invariant if T′=T and β=1/k2. This 
indicates that the temperature amplitude does not change but the 
time required to reach the same amplitude is reduced by k
2
 times 
[10]. (iii) If current is kept constant in scaling (I′=I, so J′=Jk2), 
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Eq. (1) requires α=k2 and V′=Vk; Eq. (2) is invariant if T ′=Tk2 
and β=1/k2. This means that the temperature amplitude becomes 
k
2
 times larger than that before scaling even the pulse duration is 
reduced by k
2
 times. Special attention should be paid to the 
sharply increase electric field E′=Ek2, because this intensifies 
electro-migration, which limits the lifetime of device. 
The scaling factors are summarized in Tab. I. We can see that, 
in all of the three cases, t is scaled by a factor of 1/k
2
, indicating 
that the changing speed of T is k
2
 times faster in the scaled PCM. 
So, the RESET speed will be increased by k
2
 times. The SET 
speed, however, is largely determined by crystallization speed, 
instead of changing speed of T. Therefore, although experiment 
has shown that SET time can be reduced from about 100 ns to 
less than 10 ns if PCM cell size is scaled from 500 nm to less 
than 50 nm [3], a microscopic theoretical analysis is required to 
quantitatively define the impact of scaling on SET speed. Since 
RESET and SET operations adopt the constant voltage [7] and 
constant field [12] scaling, the RESET and SET energy Q 
(current I) scaling factors are 1/k
3
 (1/k) and 1/k
5
 (1/k
2
), as shown 
in Tab. I. 
 
TABLE I. ANALYTIC SCALING FACTORS 
 Quantity Const. E Const. V Const. I 
r radius 1/k 1/k 1/k 
l length 1/k 1/k 1/k 
R resistance k k k 
E electric field 1 k k2 
V voltage 1/k 1 k 
I current 1/k2 1/k 1 
J current density 1 k k2 
T temperature 1/k2 1 k2 
t time 1/k2 1/k2 1/k2 
P 
Q 
power 
energy 
1/k3 
1/k5 
1/k 
1/k3 
k 
1/k 
 
III. NUMERICAL SCALING ANALYSIS 
  The aforementioned analytic scaling analysis reveals the 
benefits of scaling to reduce energy consumption and to 
increase device operation speed. However, firstly it did not 
include the latent heat of melting; and secondly it scaled the 
thermal boundary resistance (TBR) Rth=-ΔT/κ∇T artificially to 
R′th=Rth/k. Here, ΔT means the temperature discontinuity (ΔT>0) 
at material interface. To overcome these drawbacks and obtain a 
more accurate scaling analysis, we numerically solve the 
Laplace equation ∇2V=0 to obtain current density J=-ρ-1∇V. 
Then heat equation (Eq. (2)) is solved for temperature 
distribution by using the time dependent finite element method 
(TD-FEM). In solving Laplace’s equation, the Dirichlet 
boundary condition V+ and V- are applied at top and bottom Pt 
surface, as shown in Fig. 1. In solving the heat equation, the 
Dirichlet boundary condition T=300 K is imposed at top and 
bottom Pt surface. At r=0 and at r= rNW+rsub, the homogeneous 
Neumann boundary conditions are applied for both T and V. The 
V+ and V- are chosen so that the maximum value of T(rNW,z,tR) 
exceeds Tm, because this ensures one cross-section of NW is 
melted within pulse duration time tR and then quenched to 
amorphous state at t> tR when the pulse is off. 
By using the method outlined above and parameters shown in 
Fig. 1, the scaling behaviors of crucial physical quantities that 
determine NW PCM RESET performance are shown in Fig. 2-3. 
In these plots,  r′NW=40/k nm; l′NW= r′NW×AR nm; and Δt′=20/k
2
 
ns. The four components (radial heat loss into SiO2 substrate 
Qrad, axial heat loss into Pt electrodes Qaxi, energy used due to 
heat capacity Qcap, and energy used due to latent heat Qlat) that 
determine RESET energy Q are plotted in Fig. 2-3 (c). Here, 
Qrad (Qaxi) is obtained by integrating the thermal flux at the 
GST-SiO2 (GST-Pt) interface. It is obvious that more than 90% 
of the RESET energy is wasted as thermal energy loss into 
substrate and electrodes. For example, for NW with 
rNW=lNW=20 nm (leftmost points of Fig. 2-3 with AR=1), 
Q≈0.64 pJ, which consists of Qrad≈0.27 pJ, Qaxi≈0.32 pJ, 
Qcap≈0.04 pJ, and Qlat≈0.01 pJ. Actually, only Qcap+Qlat≈50 fJ is 
necessary to achieve the RESET operations. The wasted Qrad 
and Qaxi consume 92% of Q. So, confining heat during RESET 
operation has the potential to improve energy efficiency by one 
order of magnitude. To do this, one can either use substrate and 
electrodes with small effective κ or use materials which have 
large TBR with chalcogenides (see inserts of Fig. 2-3(c)). Our 
simulation reveals that if κ values of the Pt and SiO2 regions are 
decreased by 2 orders of magnitude, the RESET energy (current) 
can be reduced by 60%-70% (40%-50%).  
To more clearly reveal the quantitative scaling relations, the 
numerical scaling factors are listed in Tab. II. From Fig. 2-3(b) 
and Tab. II, we can see that RESET operation adopts constant 
voltage scaling roughly. The numerical scaling factors of E, V, I, 
J, P, and Q are slightly smaller than the corresponding analytic 
scaling factors shown in Tab. I. So, Tab. I is a lower limit of the 
improvement in device performance during scaling. We have 
shown that in constant voltage scheme, T ′=T. This means that 
the thermal proximity effect is kept the same during scaling. 
However, this conclusion is based on R′th=Rth/k. In the spatial 
scale of our interest (tens of nm), we expect R′th≈Rth>Rth/k. So, 
downscaling will alleviate the thermal proximity disturbance. 
Fig. 2-3 and Tab. II tell us that the above scaling conclusions 
are valid for various AR values. Fig. 4 reveals that decreasing 
the AR reduces the energy required but at the cost of increasing 
I. As large I limits the cell selector size and, hence, the data 
density, we need to strike a balance between energy efficiency 
and data density to select an appropriate AR value. 
In this work, κ and Tm are chosen to be the bulk values. In the 
nm-scale, κ (Tm) can be suppressed due to modified phonon 
dispersion (interfacial energy [4][9]). So, the scaling scenario 
will be even better than those listed in Tab. II and Fig. 2-3. 
In our analysis, we have neglected barriers (Schottky or other 
barriers) at Pt-NW interface, which can modify heat dissipation 
leading to hot spots. The temperature dependence of resistivity 
is also neglected. These issues deserve future investigation. 
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(a) 
 
(b) 
 
(c) 
Fig. 2. RESET performance scaling of NW PCM with small AR (lNW/rNW) using TD-FEM. In (c), AR=1. 
 
(a) 
 
(b) 
 
(c) 
Fig. 3. RESET performance scaling of NW PCM with large AR (lNW/rNW) using TD-FEM. In (c), AR=10. 
 
 
Fig. 4. Impact of AR (lNW/rNW) on RESET performance. 
 
 
TABLE II. NUMERICAL SCALING FACTORS (k=2) 
 
Numerical Scaling Results Analytic 
Scaling 
(Const. V 
in Tab. I) 
Small AR  
(Fig 2) 
Medium AR 
Large AR 
(Fig. 3) 
AR 1 AR 2 AR 5 AR 6 AR 10 AR 12 
r 0.500 0.500 0.500 0.500 0.500 0.500 0.500 
l 0.500 0.500 0.500 0.500 0.500 0.500 0.500 
R 2.000 2.000 2.000 2.000 2.000 2.000 2.000 
E 1.537 1.626 1.721 1.740 1.775 1.778 2.000 
V 0.769 0.813 0.861 0.870 0.887 0.889 1.000 
I 0.383 0.406 0.429 0.434 0.443 0.443 0.500 
J 1.539 1.627 1.722 1.741 1.774 1.778 2.000 
T 1.000 1.000 1.000 1.000 1.000 1.000 1.000 
t 0.250 0.250 0.250 0.250 0.250 0.250 0.250 
P 
Q 
0.296 
0.074 
0.331 
0.083 
0.370 
0.093 
0.379 
0.095 
0.393 
0.098 
0.395 
0.099 
0.500 
0.125 
 
I. CONCLUSION 
A unified scaling analysis of the NW PCM under constant 
electric field, voltage, and current conditions is presented. The 
impact of isotropic downscaling of device size by a factor of 1/k 
(k>1) is investigated. We show that for RESET operation (i) 
constant electric field scaling is not a viable region of operation, 
(ii) constant voltage scheme is desirable, (iii) scaling alleviates 
cross-cell thermal proximity disturbance, (iv) operation speed is 
increased by k
2
 times, and (v) operation energy (current) is 
reduced by more than k
3
 (k) times. It is demonstrated that more 
than 90% of the operation energy is wasted as thermal flux into 
substrate and electrodes. If heat can be effectively confined, the 
energy consumed per RESET operation can be reduced from 
about 1 pJ to less than 100 fJ. 
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